CliNR Quantum LDPC Codes Unlock 3× Faster Joint Logical Measurements
This breakthrough reduces a major bottleneck in fault-tolerant quantum computation, proving that simplified resource states and optimized scheduling can deliver dramatic speed gains without complex overhead, advancing practical scalability.

Understand this faster with AI
IonQ Inc. researchers have achieved a nearly three-fold increase in the speed of measuring commuting logical operators using a new approach to quantum low-density parity-check (LDPC) codes. The work addresses a key bottleneck in fault-tolerant quantum computation by streamlining operations on logical qubits within the same encoded block. The key ingredient is a scheduler code determining the measurement sequence and allowing for the decoding of all logical measurement outcomes. Numerical simulations with the LDPC codes Q70 and Q102 show a speed-up of nearly 3× over Viterbi measurements for the measurement of commuting logical operators. Combining these fast logical measurements with a new variant of the CliNR partial error correction scheme enables a speed-up of up to 74× for random Clifford circuits. This approach also applies to non-Clifford gates, producing a speed-up of up to 5× for Toffoli gates. For each logical measurement, a new code is formed, merging the memory with the resource state. The exact protocol is easy to understand by inspecting the circuit without additional formalism. Quantum LDPC Codes and Logical Qubit Encoding A significant advance in fault-tolerant quantum computation has been achieved through a novel approach to logical qubit encoding. Unlike the substantial qubit overhead of surface codes, LDPC codes encode multiple logical qubits within the same physical block, a characteristic that previously presented challenges to operational speed. This work directly addresses that bottleneck. By utilizing only cat states, each interacting with the memory for a single time step before measurement, this new technique circumvents previous limitations requiring complex resource states. Numerical simulations using LDPC codes Q70 and Q102 of the walking cat architecture revealed a nearly 3× speed-up over Viterbi measurements for the measurement of commuting logical operators. The approach extends to non-Clifford gates, achieving up to a 5× speed-up for Toffoli gates. The success with CliNR stems from a hybrid approach, executing parts of the scheme at the logical level and others at the physical level, alongside a fast stabilizer state preparation protocol. The methodology is well-suited for architectures employing moving qubits, such as trapped ions, neutral atoms, spin qubits, or electrons on helium. The protocol’s reliance on cat states and single-step memory interaction minimizes hardware requirements and simplifies implementation.
The team’s work introduces a scheduler code to define the measurement schedule, ensuring sufficient redundancy to mitigate measurement flip errors and accurately infer the logical outcome. The success of this approach hinges on the ability to efficiently decode the measurement outcomes, a task facilitated by the carefully designed scheduler code and the properties of the chosen LDPC codes.
Cat State Measurements for Commuting Logical Operators Recent advances in quantum low-density parity-check (LDPC) codes offer a potential solution by encoding multiple logical qubits within a single physical block, but this approach introduces complexities in performing logical operations efficiently. Researchers are now demonstrating increasingly sophisticated methods to address this bottleneck, and a new protocol leveraging cat states is yielding significant speed improvements. This progress lies in streamlining the measurement of commuting logical operators, essential components of any quantum computation. This new work proposes a system that only consumes cat states, a simplification that could dramatically reduce resource requirements. The researchers emphasize that their focus is on practical performance, leveraging the fact that full fault-tolerance isn’t always necessary to achieve the target logical error rate for specific quantum algorithms. The work demonstrates that by carefully designing the measurement process and optimizing error correction schemes, significant gains in speed and efficiency are within reach, bringing fault-tolerant quantum computation closer to reality.
Scheduler Code Design for Joint Measurement Outcomes IonQ’s Mark Webster is focusing on optimizing the speed at which logical operations can be performed within quantum low-density parity-check (LDPC) codes. While LDPC codes offer a reduction in qubit overhead compared to surface codes, simultaneously operating on multiple logical qubits encoded within the same block has presented a significant challenge, potentially slowing down computations. This demonstrates a speed-up of nearly 3× over Viterbi measurements for the measurement of commuting logical operators. The key ingredient is a scheduler code determining the measurement sequence and allowing for the decoding of all logical measurement outcomes. Combining these fast logical measurements with a new variant of the CliNR partial error correction scheme, the team achieves a speed up of up to 74× for random Clifford circuits. The approach also applies to non-Clifford gates, producing a speed up of up to 5× for Toffoli gates. The simplification of resource requirements is noteworthy; the protocol is designed to be readily understood by examining the circuit itself, avoiding reliance on complex mathematical formalisms. The researchers found that for codes Q70 and Q102, they obtained a 4.2× and 5× speed-up respectively for Toffoli gates, and an 18.5× and 74.4× speed-up for random Clifford operations. Speed-Up of Logical Operations with CliNR Scheme The pursuit of practical quantum computation increasingly hinges on minimizing the time required for logical operations, and a new approach leveraging cat states promises substantial gains in efficiency. Researchers at IonQ Inc. propose an approach that only consumes cat states, simplifying resource demands and potentially lowering the barriers to constructing larger quantum processors. Numerical simulations with the LDPC codes Q70 and Q102 show a speed-up of nearly 3× over Viterbi measurements for the measurement of commuting logical operators. Combining these fast logical measurements with a new variant of the CliNR partial error correction scheme, they achieve a speed up of up to 74× for random Clifford circuits. Their approach also applies to non-Clifford gates, producing a speed up of up to 5× for Toffoli gates. The researchers found that for codes Q70 and Q102, they obtained a 4.2× and 5× speed-up respectively for Toffoli gates, and an 18.5× and 74.4× speed-up for random Clifford operations. This application of CliNR, originally intended for partial error correction, demonstrates the versatility of the new methodology.
The team’s work suggests that by strategically executing portions of the error correction process at both the logical and physical levels, substantial performance improvements can be realized. Performance Gains on Q70 and Q102 Codes Conventional wisdom suggests that increasing the complexity of resource states is essential for achieving faster and more reliable logical operations in quantum computers. However, recent work from IonQ Inc. demonstrates a departure from this trend, achieving substantial performance gains using a remarkably streamlined approach focused on cat states and optimized measurement protocols.
The team designed a scheduler code determining the measurement sequence. Numerical simulations using the Q70 and Q102 codes showed a speed-up of nearly 3× over Viterbi measurements for the measurement of commuting logical operators. For Q70 and Q102, they obtained a 4.2× and 5× speed-up respectively for Toffoli gates, and an 18.5× and 74.4× speed-up for random Clifford operations. This combination represents a speed-up of up to 74× for random Clifford circuits. The approach also yields gains for non-Clifford gates, with Toffoli gates experiencing a 5× speed-up. The researchers note that this application of CliNR is unexpected, as the original scheme typically increases execution time. This innovative approach suggests that carefully optimized protocols, even with simplified resource states, can unlock significant performance improvements in quantum computing systems. 👉 More information🗞 Fast logical operations in quantum LDPC codes using simple resource states✍️ Mark Webster and Nicolas Delfosse🧠 ArXiv: https://arxiv.org/abs/2607.16166 Stay currentSee today’s quantum computing news on Quantum Zeitgeist for the latest breakthroughs in qubits, hardware, algorithms, and industry deals. Tags:
Tags
Source Information
Discussion
0 professional contributions
Sign in to join this professional discussion.
Be the first to add a constructive contribution.
