Quantum Error Correction Breakthrough Doubles Potential Circuit Reliability with New Schedule

Summarize this article with:
Researchers have addressed a critical limitation in fault-tolerant quantum computing arising from hook errors within the rotated surface code. Gilad Kishony and Austin Fowler, both of Classiq Technologies, alongside their colleagues, demonstrate a novel diagonal syndrome-extraction schedule that significantly improves error correction performance. This work is important because traditional extraction schedules struggle with complex lattice geometries and require lengthy operation sequences to prevent error propagation. By orienting hook errors along the diagonal of each plaquette, the diagonal schedule ensures consistent code distance irrespective of boundary conditions, simplifies circuit design, and reduces the minimum operational period to six time steps for compatible hardware.
The team validates the effectiveness of this approach through simulations of key quantum primitives, including memory experiments and gate operations, achieving comparable or enhanced error rates. Hook errors, arising from imperfections during syndrome extraction, can significantly reduce the effectiveness of quantum code distances if not properly addressed. Traditional approaches rely on complex, geometry-dependent scheduling, using N-shaped and Z-shaped patterns, requiring a seven-step process to avoid operational collisions within lattice surgery primitives. This work introduces a globally uniform diagonal schedule, orienting hook errors along the diagonal of each plaquette, thereby preventing alignment with logical operators irrespective of boundary orientation. The diagonal schedule achieves full code distance by ensuring that these diagonal errors do not create shortcuts for errors along logical operator paths. Unlike previous methods that necessitate per-plaquette planning based on boundary geometry, this new schedule employs a single schedule for all X-type plaquettes and another for all Z-type plaquettes, simplifying circuit construction and reducing complexity. Hardware capable of parallel measurement, reset, and gate operations benefits from the schedule’s minimal period of six time steps, a reduction from the seven steps required by the traditional approach. Researchers demonstrated the effectiveness of this diagonal schedule through memory experiments, spatial junctions, Hadamard gates, and patch rotation, achieving equivalent or improved error rates while streamlining circuit construction. Specifically, the study reveals that the diagonal schedule maintains a comparable logical error rate to standard methods, even at varying code distances, while offering a significant simplification in scheduling complexity. This innovation promises to accelerate the development of fault-tolerant quantum computation by reducing overhead and enhancing the practicality of surface code implementations. Mitigation of hook errors using a globally uniform diagonal syndrome extraction schedule A 72-qubit superconducting processor underpins the methodology employed in this work, focusing on mitigating hook errors within rotated surface codes. Hook errors, arising from faults on auxiliary qubits during syndrome extraction, can diminish the circuit-level code distance if extraction schedules are suboptimal. The research addresses this by introducing a diagonal schedule, contrasting it with traditional N-shaped and Z-shaped approaches. These conventional schedules require complex, geometry-dependent planning to avoid hook errors aligning with logical operators, necessitating a seven-step schedule to prevent gate collisions. Instead, the diagonal schedule orients hook errors along the diagonal of each plaquette, ensuring they never align with logical operators irrespective of boundary orientation. This globally uniform approach assigns a single schedule to all X-type plaquettes and another to all Z-type plaquettes, eliminating the need for geometry-dependent planning. Each plaquette couples an auxiliary qubit to four data qubits via four two-qubit gates, subsequently measuring the auxiliary to extract syndrome information. The diagonal schedule orders these gates to act on diagonal pairs of data qubits, creating two-qubit errors along the plaquette diagonal. This diagonal error configuration prevents the formation of shortcuts between same-type boundaries, preserving the full code distance. The schedule achieves a minimal period of six time steps on hardware supporting parallel measurement, reset, and gate operations, a reduction from the seven steps required by the traditional method. The effectiveness of the diagonal schedule was demonstrated through memory experiments, spatial junctions, spatial Hadamard gates, and patch rotation, exhibiting equivalent or improved error rates while simplifying circuit construction. Logical error rates were then compared against the standard approach at various code distances to validate performance. Diagonal schedule implementation reduces logical error rates and circuit complexity Logical error rates reached 2.9% per cycle when employing the diagonal schedule in rotated surface code simulations. This schedule mitigates hook errors, which can reduce circuit-level code distance by a factor of two with poorly chosen extraction schedules. The diagonal schedule orients these hook errors along the diagonal of each plaquette, preventing alignment with operators regardless of boundary orientation and maintaining full code distance. This globally uniform approach simplifies circuit construction by using a single schedule for all X-type plaquettes and another for all Z-type plaquettes, eliminating geometry-dependent planning. Hardware supporting parallel measurement, reset, and gate operations benefits from a minimal period of 6 time steps, a reduction from the 7 steps required by traditional N-shaped and Z-shaped schedules. Memory experiments demonstrated nearly identical logical error rates between the diagonal and traditional schedules, even with variations in physical error rates and code distances. Spatial junctions, challenging for traditional scheduling due to varying optimal hook error orientations, were successfully addressed with the diagonal schedule. An L-shaped junction exhibited equivalent performance, while an X-shaped junction, particularly complex for traditional methods, achieved slightly lower logical error rates. This improvement stems from the reduced circuit period of 6 time steps, compared to the 7 steps needed to avoid gate collisions with the standard approach. The spatial Hadamard gate, involving stretched stabilizers and susceptible to hook errors along the short axis of the rectangular measurement area, was also examined. Implementation of flag measurements, utilising auxiliary qubits auxl, dshared, and auxr, detected hook errors and avoided potential distance reduction without increasing circuit depth. These flag measurements, performed in parallel or with a single additional time step, contribute to maintaining the integrity of the logical operation. Diagonal syndrome extraction mitigates hook errors in rotated surface codes Scientists have developed a diagonal schedule for syndrome extraction within the rotated surface code, effectively addressing challenges associated with hook errors and complex boundary geometries. Traditional scheduling methods, such as N-shaped and Z-shaped approaches, require intricate planning to avoid hook errors that can significantly reduce the circuit-level code distance. The diagonal schedule instead orients these errors along the diagonal of each plaquette, ensuring they never align with operators, thereby preserving the full code distance regardless of boundary orientation. This new schedule offers practical benefits including immunity to hook errors, simplified circuit construction through a globally uniform approach applicable to all plaquettes of a given type, and a reduced circuit period, particularly on hardware capable of parallel measurement, reset, and gate operations. Demonstrations across various lattice-surgery primitives, including memory experiments, spatial junctions, Hadamard gates, and patch rotation, show equivalent or improved error rates alongside simplified circuit construction. Limitations acknowledged by the researchers include the performance of matching-based decoders, which achieve a reduced effective distance at two-dimensional interfaces, and the susceptibility of stretched stabilizers in certain configurations to short-axis hook errors, addressed through the introduction of flag measurements. Future research will focus on developing faster decoders capable of achieving full effective distance for flagged circuits and extending the diagonal schedule’s benefits to other quantum error correcting codes like the yoked and crosshairs surface codes, as well as investigating algorithmic approaches to optimise stabilizer measurement schedules for arbitrary quantum low-density parity-check codes. 👉 More information 🗞 Surface code off-the-hook: diagonal syndrome-extraction scheduling 🧠 ArXiv: https://arxiv.org/abs/2602.09099 Tags:
