Back to News
quantum-computing

Diversity Methods for Improving Convergence and Accuracy of Quantum Error Correction Decoders Through Hardware Emulation

Quantum Journal
Loading...
17 min read
0 likes
⚡ Quantum Brief
Researchers developed a hardware emulator using a single FPGA to evaluate quantum error correction decoders, processing 10¹³ error patterns in 20 days—over 50x faster than optimized C++ software on a high-end Intel Core i9. The emulator achieves logical error rates of 10⁻¹², meeting requirements for most quantum algorithms, while enabling storage of uncorrectable error patterns for offline decoder design and analysis. A novel diversity-based decoder combines multiple belief propagation decoders with varying quantization levels, outperforming floating-point versions for quantum LDPC codes like hypergraph and lifted product structures. The approach matches the accuracy of BP+OSD decoding but improves speed by 30-80% on average and 10-120% in worst cases, while reducing post-processing activation by up to 96.93%. Hardware insights from the emulator also enhance software decoders, demonstrating cross-platform benefits for fault-tolerant quantum computing scalability.
Diversity Methods for Improving Convergence and Accuracy of Quantum Error Correction Decoders Through Hardware Emulation

Summarize this article with:

AbstractAs quantum computing moves toward fault-tolerant architectures, quantum error correction (QEC) decoder performance is increasingly critical for scalability. Understanding the impact of transitioning from floating-point software to finite-precision hardware is essential, as hardware decoder performance affects code distance, qubit requirements, and connectivity between quantum and classical control units. This paper introduces a hardware emulator to evaluate QEC decoders using real hardware instead of software models. The emulator can explore $10^{13}$ different error patterns in 20 days with a single FPGA device running at 150 MHz, guaranteeing the decoder's performance at logical rates of $10^{-12}$, the requirement for most quantum algorithms. In contrast, an optimized C++ software on an Intel Core i9 with 128 GB RAM would take over a year to achieve similar results. The emulator also enables the storage of uncorrectable error patterns that generate logical errors, allowing for offline analysis and the design of new decoders. Using results from the emulator, we propose a method that combines several belief propagation (BP) decoders with different quantization levels, which we define as a diversity-based decoder. Individually, these decoders may show subpar error correction, but together they outperform the floating-point version of BP for quantum low-density parity-check (QLDPC) codes like hypergraph or lifted product. Preliminary results with circuit-level noise and bivariate bicycle codes suggest that hardware insights can also improve software. Our diversity-based proposal achieves a similar logical error rate as the well-known approach, BP with ordered statistics (BP+OSD) decoding, with average speed improvements ranging from 30% to 80%, and 10% to 120% in worst-case scenarios, while reducing post-processing algorithm activation from 47% to 96.93%, maintaining the same accuracy.► BibTeX data@article{GarciaHerrero2026diversitymethods, doi = {10.22331/q-2026-04-16-2071}, url = {https://doi.org/10.22331/q-2026-04-16-2071}, title = {Diversity {M}ethods for {I}mproving {C}onvergence and {A}ccuracy of {Q}uantum {E}rror {C}orrection {D}ecoders {T}hrough {H}ardware {E}mulation}, author = {Garcia-Herrero, Francisco and Valls, Javier and Vergara-Picazo, Llanos and Torres, Vicente}, journal = {{Quantum}}, issn = {2521-327X}, publisher = {{Verein zur F{\"{o}}rderung des Open Access Publizierens in den Quantenwissenschaften}}, volume = {10}, pages = {2071}, month = apr, year = {2026} }► References [1] 4 Z. Babar, P. Botsinis, D. Alanis, S. X. Ng, and L. Hanzo, ``Fifteen years of quantum LDPC coding and improved decoding strategies,'' IEEE Access, vol. 3, pp. 2492–2519, Nov. 2015. [Online]. Available: https:/​/​doi.org/​10.1109/​ACCESS.2015.2503267 0pt. https:/​/​doi.org/​10.1109/​ACCESS.2015.2503267 [2] 4 J. Roffe, D. R. White, S. Burton, and E. Campbell, ``Decoding across the quantum low-density parity-check code landscape,'' Phys. Rev. Res., vol. 2, p. 043423, Dec 2020. [Online]. Available: https:/​/​doi.org/​10.1103/​PhysRevResearch.2.043423 0pt. https:/​/​doi.org/​10.1103/​PhysRevResearch.2.043423 [3] 4 P. Panteleev and G. Kalachev, ``Degenerate quantum LDPC codes with good finite length performance,'' Quantum, vol. 5, p. 585, July 2021. [Online]. Available: https:/​/​doi.org/​10.22331/​q-2021-11-22-585 0pt. https:/​/​doi.org/​10.22331/​q-2021-11-22-585 [4] 4 J. Valls, F. Garcia-Herrero, N. Raveendran, and B. Vasić, ``Syndrome-based min-sum vs OSD-0 decoders: FPGA implementation and analysis for quantum LDPC codes,'' IEEE Access, vol. 9, pp. 138 734–138 743, Sep. 2021. [Online]. Available: https:/​/​doi.org/​10.1109/​ACCESS.2021.3118544 0pt. https:/​/​doi.org/​10.1109/​ACCESS.2021.3118544 [5] 4 T. Müller, T. Alexander, M. E. Beverland, M. Bühler, B. R. Johnson, T. Maurer, and D. Vandeth, ``Improved belief propagation is sufficient for real-time decoding of quantum memory,'' preprint arXiv:2506.01779, 2025. [Online]. Available: https:/​/​doi.org/​10.48550/​arXiv.2506.01779 0pt. https:/​/​doi.org/​10.48550/​arXiv.2506.01779 arXiv:2506.01779 [6] 4 P. Fuentes, J. Etxezarreta Martinez, P. M. Crespo, and J. Garcia-Frías, ``Degeneracy and Its Impact on the Decoding of Sparse Quantum Codes,'' IEEE Access, vol. 9, pp. 89 093–89 119, 2021. [Online]. Available: https:/​/​doi.org/​10.1109/​ACCESS.2021.3089829 0pt. https:/​/​doi.org/​10.1109/​ACCESS.2021.3089829 [7] 4 N. Raveendran and B. Vasić, ``Trapping sets of quantum LDPC codes,'' Quantum, vol. 5, p. 562, July 2021. [Online]. Available: https:/​/​doi.org/​10.22331/​q-2021-10-14-562 0pt. https:/​/​doi.org/​10.22331/​q-2021-10-14-562 [8] 4 P.-J. H. Derks, A. Townsend-Teague, A. G. Burchards, and J. Eisert, ``Designing fault-tolerant circuits using detector error models,'' Quantum, vol. 9, p. 1905, Nov. 2025. [Online]. Available: https:/​/​doi.org/​10.22331/​q-2025-11-06-1905 0pt. https:/​/​doi.org/​10.22331/​q-2025-11-06-1905 [9] 4 C. Gidney, ``Stim: a fast stabilizer circuit simulator,'' Quantum, vol. 5, p. 497, Jul. 2021. [Online]. Available: https:/​/​doi.org/​10.22331/​q-2021-07-06-497 0pt. https:/​/​doi.org/​10.22331/​q-2021-07-06-497 [10] 4 H. Yao, W. A. Laban, C. Häger, A. G. i. Amat, and H. D. Pfister, ``Belief propagation decoding of quantum LDPC codes with guided decimation,'' in IEEE International Symposium on Information Theory, Athens, Greece, July 2024, pp. 2478–2483. [Online]. Available: https:/​/​doi.org/​10.1109/​ISIT57864.2024.10619083 0pt. https:/​/​doi.org/​10.1109/​ISIT57864.2024.10619083 [11] 4 A. Gong, S. Cammerer, and J. M. Renes, ``Toward Low-latency Iterative Decoding of QLDPC Codes Under Circuit-Level Noise,'' preprint arXiv:2403.18901, 2024. [Online]. Available: https:/​/​arxiv.org/​abs/​2403.18901 0pt. arXiv:2403.18901 [12] 4 J. Du Crest, M. Mhalla, and V. Savin, ``Stabilizer inactivation for message-passing decoding of quantum LDPC codes,'' in IEEE Information Theory Workshop, Mumbai, India, July 2022, pp. 488–493. [Online]. Available: https:/​/​doi.org/​10.1109/​ITW54588.2022.9965902 0pt. https:/​/​doi.org/​10.1109/​ITW54588.2022.9965902 [13] 4 J. du Crest, F. Garcia-Herrero, M. Mhalla, V. Savin, and J. Valls, ``Check-agnosia based post-processor for message-passing decoding of quantum LDPC codes,'' Quantum, vol. 8, p. 1334, May 2024. [Online]. Available: https:/​/​doi.org/​10.22331/​q-2024-05-02-1334 0pt. https:/​/​doi.org/​10.22331/​q-2024-05-02-1334 [14] 4 T. Hillmann, L. Berent, A. O. Quintavalle, J. Eisert, R. Wille, and J. Roffe, ``Localized statistics decoding for quantum low-density parity-check codes,'' Nature Communications, vol. 16, no. 1, Sep. 2025. [Online]. Available: http:/​/​dx.doi.org/​10.1038/​s41467-025-63214-7 0pt. https:/​/​doi.org/​10.1038/​s41467-025-63214-7 [15] 4 A. deMarti iOlius, I. E. Martinez, J. Roffe, and J. E. Martinez, ``An almost-linear time decoding algorithm for quantum LDPC codes under circuit-level noise,'' preprint arXiv:2409.01440, 2024. [Online]. Available: https:/​/​doi.org/​10.48550/​arXiv.2409.01440 0pt. https:/​/​doi.org/​10.48550/​arXiv.2409.01440 arXiv:2409.01440 [16] 4 S. Wolanski and B. Barber, ``Ambiguity Clustering: an accurate and efficient decoder for qLDPC codes,'' preprint arXiv:2406.14527, 2025. [Online]. Available: https:/​/​doi.org/​10.48550/​arXiv.2406.14527 0pt. https:/​/​doi.org/​10.48550/​arXiv.2406.14527 arXiv:2406.14527 [17] 4 J. Du Crest, F. Garcia-Herrero, M. Mhalla, V. Savin, and J. Valls, ``Layered decoding of quantum LDPC codes,'' in IEEE International Symposium on Topics in Coding, Brest, France, Sep. 2023, pp. 1–5. [Online]. Available: https:/​/​doi.org/​10.1109/​ISTC57237.2023.10273477 0pt. https:/​/​doi.org/​10.1109/​ISTC57237.2023.10273477 [18] 4 D. Poulin and Y. Chung, ``On the iterative decoding of sparse quantum codes,'' Quantum Info. Comput., vol. 8, no. 10, p. 987–1000, Nov. 2008. [Online]. Available: https:/​/​dl.acm.org/​doi/​10.5555/​2016985.2016993 0pt. https:/​/​dl.acm.org/​doi/​10.5555/​2016985.2016993 [19] 4 J. Kim, D. Min, J. Cho, H. Jeong, I. Byun, J. Choi, J. Hong, and J. Kim, ``A Fault-Tolerant Million Qubit-Scale Distributed Quantum Computer,'' in Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2, ser. ASPLOS '24. New York, NY, USA: Association for Computing Machinery, 2024, p. 1–19. [Online]. Available: https:/​/​doi.org/​10.1145/​3620665.3640388 0pt. https:/​/​doi.org/​10.1145/​3620665.3640388 [20] 4 J. Kadomoto, T. Kasamura, and H. Irie, ``Preliminary Design Space Exploration for ASIC Implementation of Control Systems in Fault-Tolerant Quantum Computers ,'' in 2024 IEEE International Conference on Quantum Computing and Engineering (QCE). Los Alamitos, CA, USA: IEEE Computer Society, Sep. 2024, pp. 626–627. [Online]. Available: https:/​/​doi.org/​10.1109/​QCE60285.2024.10437 0pt. https:/​/​doi.org/​10.1109/​QCE60285.2024.10437 [21] 4 A. Gong, S. Cammerer, and J. M. Renes, ``Graph Neural Networks for Enhanced Decoding of Quantum LDPC Codes,'' in 2024 IEEE International Symposium on Information Theory (ISIT), 2024, pp. 2700–2705. [Online]. Available: https:/​/​doi.org/​10.1109/​ISIT57864.2024.10619589 0pt. https:/​/​doi.org/​10.1109/​ISIT57864.2024.10619589 [22] 4 N. Shutty, M. Newman, and B. Villalonga, ``Efficient near-optimal decoding of the surface code through ensembling,'' preprint arXiv:2401.12434, 2024. [Online]. Available: https:/​/​doi.org/​10.48550/​arXiv.2401.12434 0pt. https:/​/​doi.org/​10.48550/​arXiv.2401.12434 arXiv:2401.12434 [23] 4 N. Raveendran, N. Rengaswamy, A. K. Pradhan, and B. Vasić, ``Soft syndrome decoding of quantum LDPC codes for joint correction of data and syndrome errors,'' in IEEE International Conference on Quantum Computing and Engineering, Colorado, USA, Sep. 2022, pp. 275–281. [Online]. Available: https:/​/​doi.org/​10.1109/​QCE53715.2022.00047 0pt. https:/​/​doi.org/​10.1109/​QCE53715.2022.00047 [24] 4 S. Bravyi, A. W. Cross, J. M. Gambetta, D. Maslov, P. Rall, and T. J. Yoder, ``High-threshold and low-overhead fault-tolerant quantum memory,'' Nature, vol. 627, no. 8005, pp. 778–782, 2024. [Online]. Available: https:/​/​doi.org/​10.1038/​s41586-024-07107-7 0pt. https:/​/​doi.org/​10.1038/​s41586-024-07107-7 [25] 4 R. Gutierrez, V. Torres, and J. Valls, ``Hardware Architecture of a Gaussian Noise Generator Based on the Inversion Method,'' IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 59, no. 8, pp. 501–505, 2012. [Online]. Available: https:/​/​doi.org/​10.1109/​TCSII.2012.2204119 0pt. https:/​/​doi.org/​10.1109/​TCSII.2012.2204119 [26] 4 AMD, ``ADM Virtex UltraScale+ FPGA VCU118 Evaluation Board,'' 2023, accessed: 2025-03-03. [Online]. Available: https:/​/​www.amd.com/​es/​products/​adaptive-socs-and-fpgas/​evaluation-boards/​vcu118.html 0pt. https:/​/​www.amd.com/​es/​products/​adaptive-socs-and-fpgas/​evaluation-boards/​vcu118.html [27] J. Roffe, ``LDPC: Python tools for low density parity check codes,'' https:/​/​pypi.org/​project/​ldpc/​, 2022, version as of 2022. Available on PyPI. https:/​/​pypi.org/​project/​ldpc/​ [28] 4 I. Corporation, ``Intel® Core™ i9 Processor 14900KF (36M Cache, up to 6.00 GHz) Specifications,'' 2023, accessed: 2025-03-03. [Online]. Available: https:/​/​www.intel.com/​content/​www/​us/​en/​products/​sku/​236787/​intel-core-i9-processor-14900kf-36m-cache- up-to-6-00-ghz/​specifications.html 0pt. https:/​/​www.intel.com/​content/​www/​us/​en/​products/​sku/​236787/​intel-core-i9-processor-14900kf-36m-cache-%20%20up-to-6-00-ghz/​specifications.html [29] 4 P. Hailes, L. Xu, R. G. Maunder, B. M. Al-Hashimi, and L. Hanzo, ``A Survey of FPGA-Based LDPC Decoders,'' IEEE Communications Surveys and Tutorials, vol. 18, no. 2, pp. 1098–1122, 2016. [Online]. Available: https:/​/​doi.org/​10.1109/​COMST.2015.2510381 0pt. https:/​/​doi.org/​10.1109/​COMST.2015.2510381 [30] 4 C. K. Ngassa, V. Savin, E. Dupraz, and D. Declercq, ``Density evolution and functional threshold for the noisy min-sum decoder,'' IEEE Transactions on Communications, vol. 63, no. 5, pp. 1497–1509, 2015. [Online]. Available: https:/​/​doi.org/​10.1109/​TCOMM.2015.2388472 0pt. https:/​/​doi.org/​10.1109/​TCOMM.2015.2388472 [31] 4 Z. Mheich, T.-T. Nguyen-Ly, V. Savin, and D. Declercq, ``Code-aware quantizer design for finite-precision min-sum decoders,'' in 2016 IEEE International Black Sea Conference on Communications and Networking (BlackSeaCom). IEEE, 2016, pp. 1–5. [Online]. Available: https:/​/​doi.org/​10.1109/​BlackSeaCom.2016.7901540 0pt. https:/​/​doi.org/​10.1109/​BlackSeaCom.2016.7901540 [32] 4 X. Zhang and P. H. Siegel, ``Quantized iterative message passing decoders with low error floor for LDPC codes,'' IEEE Transactions on Communications, vol. 62, no. 1, pp. 1–14, 2013. [Online]. Available: https:/​/​doi.org/​10.1109/​TCOMM.2013.112313.120917 0pt. https:/​/​doi.org/​10.1109/​TCOMM.2013.112313.120917 [33] 4 T. Richardson, ``Error floors of LDPC codes,'' in Proceedings of the annual Allerton conference on communication control and computing, vol. 41. The University; 1998, 2003, pp. 1426–1435. [Online]. Available: https:/​/​web.stanford.edu/​class/​ee388/​papers/​ErrorFloors.pdf 0pt. https:/​/​web.stanford.edu/​class/​ee388/​papers/​ErrorFloors.pdf [34] 4 J. D. Crest, M. Mhalla, and V. Savin, ``A blindness property of the min-sum decoding for the toric code,'' IEEE Journal on Selected Areas in Information Theory, vol. 6, pp. 138–149, 2025. [Online]. Available: https:/​/​doi.org/​10.1109/​JSAIT.2025.3571313 0pt. https:/​/​doi.org/​10.1109/​JSAIT.2025.3571313Cited byCould not fetch Crossref cited-by data during last attempt 2026-04-16 07:52:43: Could not fetch cited-by data for 10.22331/q-2026-04-16-2071 from Crossref. This is normal if the DOI was registered recently. Could not fetch ADS cited-by data during last attempt 2026-04-16 07:52:44: No response from ADS or unable to decode the received json data when getting the list of citing works.This Paper is published in Quantum under the Creative Commons Attribution 4.0 International (CC BY 4.0) license. Copyright remains with the original copyright holders such as the authors or their institutions. AbstractAs quantum computing moves toward fault-tolerant architectures, quantum error correction (QEC) decoder performance is increasingly critical for scalability. Understanding the impact of transitioning from floating-point software to finite-precision hardware is essential, as hardware decoder performance affects code distance, qubit requirements, and connectivity between quantum and classical control units. This paper introduces a hardware emulator to evaluate QEC decoders using real hardware instead of software models. The emulator can explore $10^{13}$ different error patterns in 20 days with a single FPGA device running at 150 MHz, guaranteeing the decoder's performance at logical rates of $10^{-12}$, the requirement for most quantum algorithms. In contrast, an optimized C++ software on an Intel Core i9 with 128 GB RAM would take over a year to achieve similar results. The emulator also enables the storage of uncorrectable error patterns that generate logical errors, allowing for offline analysis and the design of new decoders. Using results from the emulator, we propose a method that combines several belief propagation (BP) decoders with different quantization levels, which we define as a diversity-based decoder. Individually, these decoders may show subpar error correction, but together they outperform the floating-point version of BP for quantum low-density parity-check (QLDPC) codes like hypergraph or lifted product. Preliminary results with circuit-level noise and bivariate bicycle codes suggest that hardware insights can also improve software. Our diversity-based proposal achieves a similar logical error rate as the well-known approach, BP with ordered statistics (BP+OSD) decoding, with average speed improvements ranging from 30% to 80%, and 10% to 120% in worst-case scenarios, while reducing post-processing algorithm activation from 47% to 96.93%, maintaining the same accuracy.► BibTeX data@article{GarciaHerrero2026diversitymethods, doi = {10.22331/q-2026-04-16-2071}, url = {https://doi.org/10.22331/q-2026-04-16-2071}, title = {Diversity {M}ethods for {I}mproving {C}onvergence and {A}ccuracy of {Q}uantum {E}rror {C}orrection {D}ecoders {T}hrough {H}ardware {E}mulation}, author = {Garcia-Herrero, Francisco and Valls, Javier and Vergara-Picazo, Llanos and Torres, Vicente}, journal = {{Quantum}}, issn = {2521-327X}, publisher = {{Verein zur F{\"{o}}rderung des Open Access Publizierens in den Quantenwissenschaften}}, volume = {10}, pages = {2071}, month = apr, year = {2026} }► References [1] 4 Z. Babar, P. Botsinis, D. Alanis, S. X. Ng, and L. Hanzo, ``Fifteen years of quantum LDPC coding and improved decoding strategies,'' IEEE Access, vol. 3, pp. 2492–2519, Nov. 2015. [Online]. Available: https:/​/​doi.org/​10.1109/​ACCESS.2015.2503267 0pt. https:/​/​doi.org/​10.1109/​ACCESS.2015.2503267 [2] 4 J. Roffe, D. R. White, S. Burton, and E. Campbell, ``Decoding across the quantum low-density parity-check code landscape,'' Phys. Rev. Res., vol. 2, p. 043423, Dec 2020. [Online]. Available: https:/​/​doi.org/​10.1103/​PhysRevResearch.2.043423 0pt. https:/​/​doi.org/​10.1103/​PhysRevResearch.2.043423 [3] 4 P. Panteleev and G. Kalachev, ``Degenerate quantum LDPC codes with good finite length performance,'' Quantum, vol. 5, p. 585, July 2021. [Online]. Available: https:/​/​doi.org/​10.22331/​q-2021-11-22-585 0pt. https:/​/​doi.org/​10.22331/​q-2021-11-22-585 [4] 4 J. Valls, F. Garcia-Herrero, N. Raveendran, and B. Vasić, ``Syndrome-based min-sum vs OSD-0 decoders: FPGA implementation and analysis for quantum LDPC codes,'' IEEE Access, vol. 9, pp. 138 734–138 743, Sep. 2021. [Online]. Available: https:/​/​doi.org/​10.1109/​ACCESS.2021.3118544 0pt. https:/​/​doi.org/​10.1109/​ACCESS.2021.3118544 [5] 4 T. Müller, T. Alexander, M. E. Beverland, M. Bühler, B. R. Johnson, T. Maurer, and D. Vandeth, ``Improved belief propagation is sufficient for real-time decoding of quantum memory,'' preprint arXiv:2506.01779, 2025. [Online]. Available: https:/​/​doi.org/​10.48550/​arXiv.2506.01779 0pt. https:/​/​doi.org/​10.48550/​arXiv.2506.01779 arXiv:2506.01779 [6] 4 P. Fuentes, J. Etxezarreta Martinez, P. M. Crespo, and J. Garcia-Frías, ``Degeneracy and Its Impact on the Decoding of Sparse Quantum Codes,'' IEEE Access, vol. 9, pp. 89 093–89 119, 2021. [Online]. Available: https:/​/​doi.org/​10.1109/​ACCESS.2021.3089829 0pt. https:/​/​doi.org/​10.1109/​ACCESS.2021.3089829 [7] 4 N. Raveendran and B. Vasić, ``Trapping sets of quantum LDPC codes,'' Quantum, vol. 5, p. 562, July 2021. [Online]. Available: https:/​/​doi.org/​10.22331/​q-2021-10-14-562 0pt. https:/​/​doi.org/​10.22331/​q-2021-10-14-562 [8] 4 P.-J. H. Derks, A. Townsend-Teague, A. G. Burchards, and J. Eisert, ``Designing fault-tolerant circuits using detector error models,'' Quantum, vol. 9, p. 1905, Nov. 2025. [Online]. Available: https:/​/​doi.org/​10.22331/​q-2025-11-06-1905 0pt. https:/​/​doi.org/​10.22331/​q-2025-11-06-1905 [9] 4 C. Gidney, ``Stim: a fast stabilizer circuit simulator,'' Quantum, vol. 5, p. 497, Jul. 2021. [Online]. Available: https:/​/​doi.org/​10.22331/​q-2021-07-06-497 0pt. https:/​/​doi.org/​10.22331/​q-2021-07-06-497 [10] 4 H. Yao, W. A. Laban, C. Häger, A. G. i. Amat, and H. D. Pfister, ``Belief propagation decoding of quantum LDPC codes with guided decimation,'' in IEEE International Symposium on Information Theory, Athens, Greece, July 2024, pp. 2478–2483. [Online]. Available: https:/​/​doi.org/​10.1109/​ISIT57864.2024.10619083 0pt. https:/​/​doi.org/​10.1109/​ISIT57864.2024.10619083 [11] 4 A. Gong, S. Cammerer, and J. M. Renes, ``Toward Low-latency Iterative Decoding of QLDPC Codes Under Circuit-Level Noise,'' preprint arXiv:2403.18901, 2024. [Online]. Available: https:/​/​arxiv.org/​abs/​2403.18901 0pt. arXiv:2403.18901 [12] 4 J. Du Crest, M. Mhalla, and V. Savin, ``Stabilizer inactivation for message-passing decoding of quantum LDPC codes,'' in IEEE Information Theory Workshop, Mumbai, India, July 2022, pp. 488–493. [Online]. Available: https:/​/​doi.org/​10.1109/​ITW54588.2022.9965902 0pt. https:/​/​doi.org/​10.1109/​ITW54588.2022.9965902 [13] 4 J. du Crest, F. Garcia-Herrero, M. Mhalla, V. Savin, and J. Valls, ``Check-agnosia based post-processor for message-passing decoding of quantum LDPC codes,'' Quantum, vol. 8, p. 1334, May 2024. [Online]. Available: https:/​/​doi.org/​10.22331/​q-2024-05-02-1334 0pt. https:/​/​doi.org/​10.22331/​q-2024-05-02-1334 [14] 4 T. Hillmann, L. Berent, A. O. Quintavalle, J. Eisert, R. Wille, and J. Roffe, ``Localized statistics decoding for quantum low-density parity-check codes,'' Nature Communications, vol. 16, no. 1, Sep. 2025. [Online]. Available: http:/​/​dx.doi.org/​10.1038/​s41467-025-63214-7 0pt. https:/​/​doi.org/​10.1038/​s41467-025-63214-7 [15] 4 A. deMarti iOlius, I. E. Martinez, J. Roffe, and J. E. Martinez, ``An almost-linear time decoding algorithm for quantum LDPC codes under circuit-level noise,'' preprint arXiv:2409.01440, 2024. [Online]. Available: https:/​/​doi.org/​10.48550/​arXiv.2409.01440 0pt. https:/​/​doi.org/​10.48550/​arXiv.2409.01440 arXiv:2409.01440 [16] 4 S. Wolanski and B. Barber, ``Ambiguity Clustering: an accurate and efficient decoder for qLDPC codes,'' preprint arXiv:2406.14527, 2025. [Online]. Available: https:/​/​doi.org/​10.48550/​arXiv.2406.14527 0pt. https:/​/​doi.org/​10.48550/​arXiv.2406.14527 arXiv:2406.14527 [17] 4 J. Du Crest, F. Garcia-Herrero, M. Mhalla, V. Savin, and J. Valls, ``Layered decoding of quantum LDPC codes,'' in IEEE International Symposium on Topics in Coding, Brest, France, Sep. 2023, pp. 1–5. [Online]. Available: https:/​/​doi.org/​10.1109/​ISTC57237.2023.10273477 0pt. https:/​/​doi.org/​10.1109/​ISTC57237.2023.10273477 [18] 4 D. Poulin and Y. Chung, ``On the iterative decoding of sparse quantum codes,'' Quantum Info. Comput., vol. 8, no. 10, p. 987–1000, Nov. 2008. [Online]. Available: https:/​/​dl.acm.org/​doi/​10.5555/​2016985.2016993 0pt. https:/​/​dl.acm.org/​doi/​10.5555/​2016985.2016993 [19] 4 J. Kim, D. Min, J. Cho, H. Jeong, I. Byun, J. Choi, J. Hong, and J. Kim, ``A Fault-Tolerant Million Qubit-Scale Distributed Quantum Computer,'' in Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2, ser. ASPLOS '24. New York, NY, USA: Association for Computing Machinery, 2024, p. 1–19. [Online]. Available: https:/​/​doi.org/​10.1145/​3620665.3640388 0pt. https:/​/​doi.org/​10.1145/​3620665.3640388 [20] 4 J. Kadomoto, T. Kasamura, and H. Irie, ``Preliminary Design Space Exploration for ASIC Implementation of Control Systems in Fault-Tolerant Quantum Computers ,'' in 2024 IEEE International Conference on Quantum Computing and Engineering (QCE). Los Alamitos, CA, USA: IEEE Computer Society, Sep. 2024, pp. 626–627. [Online]. Available: https:/​/​doi.org/​10.1109/​QCE60285.2024.10437 0pt. https:/​/​doi.org/​10.1109/​QCE60285.2024.10437 [21] 4 A. Gong, S. Cammerer, and J. M. Renes, ``Graph Neural Networks for Enhanced Decoding of Quantum LDPC Codes,'' in 2024 IEEE International Symposium on Information Theory (ISIT), 2024, pp. 2700–2705. [Online]. Available: https:/​/​doi.org/​10.1109/​ISIT57864.2024.10619589 0pt. https:/​/​doi.org/​10.1109/​ISIT57864.2024.10619589 [22] 4 N. Shutty, M. Newman, and B. Villalonga, ``Efficient near-optimal decoding of the surface code through ensembling,'' preprint arXiv:2401.12434, 2024. [Online]. Available: https:/​/​doi.org/​10.48550/​arXiv.2401.12434 0pt. https:/​/​doi.org/​10.48550/​arXiv.2401.12434 arXiv:2401.12434 [23] 4 N. Raveendran, N. Rengaswamy, A. K. Pradhan, and B. Vasić, ``Soft syndrome decoding of quantum LDPC codes for joint correction of data and syndrome errors,'' in IEEE International Conference on Quantum Computing and Engineering, Colorado, USA, Sep. 2022, pp. 275–281. [Online]. Available: https:/​/​doi.org/​10.1109/​QCE53715.2022.00047 0pt. https:/​/​doi.org/​10.1109/​QCE53715.2022.00047 [24] 4 S. Bravyi, A. W. Cross, J. M. Gambetta, D. Maslov, P. Rall, and T. J. Yoder, ``High-threshold and low-overhead fault-tolerant quantum memory,'' Nature, vol. 627, no. 8005, pp. 778–782, 2024. [Online]. Available: https:/​/​doi.org/​10.1038/​s41586-024-07107-7 0pt. https:/​/​doi.org/​10.1038/​s41586-024-07107-7 [25] 4 R. Gutierrez, V. Torres, and J. Valls, ``Hardware Architecture of a Gaussian Noise Generator Based on the Inversion Method,'' IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 59, no. 8, pp. 501–505, 2012. [Online]. Available: https:/​/​doi.org/​10.1109/​TCSII.2012.2204119 0pt. https:/​/​doi.org/​10.1109/​TCSII.2012.2204119 [26] 4 AMD, ``ADM Virtex UltraScale+ FPGA VCU118 Evaluation Board,'' 2023, accessed: 2025-03-03. [Online]. Available: https:/​/​www.amd.com/​es/​products/​adaptive-socs-and-fpgas/​evaluation-boards/​vcu118.html 0pt. https:/​/​www.amd.com/​es/​products/​adaptive-socs-and-fpgas/​evaluation-boards/​vcu118.html [27] J. Roffe, ``LDPC: Python tools for low density parity check codes,'' https:/​/​pypi.org/​project/​ldpc/​, 2022, version as of 2022. Available on PyPI. https:/​/​pypi.org/​project/​ldpc/​ [28] 4 I. Corporation, ``Intel® Core™ i9 Processor 14900KF (36M Cache, up to 6.00 GHz) Specifications,'' 2023, accessed: 2025-03-03. [Online]. Available: https:/​/​www.intel.com/​content/​www/​us/​en/​products/​sku/​236787/​intel-core-i9-processor-14900kf-36m-cache- up-to-6-00-ghz/​specifications.html 0pt. https:/​/​www.intel.com/​content/​www/​us/​en/​products/​sku/​236787/​intel-core-i9-processor-14900kf-36m-cache-%20%20up-to-6-00-ghz/​specifications.html [29] 4 P. Hailes, L. Xu, R. G. Maunder, B. M. Al-Hashimi, and L. Hanzo, ``A Survey of FPGA-Based LDPC Decoders,'' IEEE Communications Surveys and Tutorials, vol. 18, no. 2, pp. 1098–1122, 2016. [Online]. Available: https:/​/​doi.org/​10.1109/​COMST.2015.2510381 0pt. https:/​/​doi.org/​10.1109/​COMST.2015.2510381 [30] 4 C. K. Ngassa, V. Savin, E. Dupraz, and D. Declercq, ``Density evolution and functional threshold for the noisy min-sum decoder,'' IEEE Transactions on Communications, vol. 63, no. 5, pp. 1497–1509, 2015. [Online]. Available: https:/​/​doi.org/​10.1109/​TCOMM.2015.2388472 0pt. https:/​/​doi.org/​10.1109/​TCOMM.2015.2388472 [31] 4 Z. Mheich, T.-T. Nguyen-Ly, V. Savin, and D. Declercq, ``Code-aware quantizer design for finite-precision min-sum decoders,'' in 2016 IEEE International Black Sea Conference on Communications and Networking (BlackSeaCom). IEEE, 2016, pp. 1–5. [Online]. Available: https:/​/​doi.org/​10.1109/​BlackSeaCom.2016.7901540 0pt. https:/​/​doi.org/​10.1109/​BlackSeaCom.2016.7901540 [32] 4 X. Zhang and P. H. Siegel, ``Quantized iterative message passing decoders with low error floor for LDPC codes,'' IEEE Transactions on Communications, vol. 62, no. 1, pp. 1–14, 2013. [Online]. Available: https:/​/​doi.org/​10.1109/​TCOMM.2013.112313.120917 0pt. https:/​/​doi.org/​10.1109/​TCOMM.2013.112313.120917 [33] 4 T. Richardson, ``Error floors of LDPC codes,'' in Proceedings of the annual Allerton conference on communication control and computing, vol. 41. The University; 1998, 2003, pp. 1426–1435. [Online]. Available: https:/​/​web.stanford.edu/​class/​ee388/​papers/​ErrorFloors.pdf 0pt. https:/​/​web.stanford.edu/​class/​ee388/​papers/​ErrorFloors.pdf [34] 4 J. D. Crest, M. Mhalla, and V. Savin, ``A blindness property of the min-sum decoding for the toric code,'' IEEE Journal on Selected Areas in Information Theory, vol. 6, pp. 138–149, 2025. [Online]. Available: https:/​/​doi.org/​10.1109/​JSAIT.2025.3571313 0pt. https:/​/​doi.org/​10.1109/​JSAIT.2025.3571313Cited byCould not fetch Crossref cited-by data during last attempt 2026-04-16 07:52:43: Could not fetch cited-by data for 10.22331/q-2026-04-16-2071 from Crossref. This is normal if the DOI was registered recently. Could not fetch ADS cited-by data during last attempt 2026-04-16 07:52:44: No response from ADS or unable to decode the received json data when getting the list of citing works.This Paper is published in Quantum under the Creative Commons Attribution 4.0 International (CC BY 4.0) license. Copyright remains with the original copyright holders such as the authors or their institutions.

Read Original

Tags

quantum-computing
quantum-algorithms
quantum-hardware
quantum-error-correction

Source Information

Source: Quantum Journal